From Theortical Essential Techniques to Practice with Verilog Lab and a Power-Optimization Assignment
Sub Category
- Other IT & Software
{inAds}
Objectives
- Analyze the four types of power consumption: Switching, Glitch, Short-Circuit, and Leakage.
- Implement 6 key power-saving techniques: Clock Gating, Operand Isolation, Multi-Voltage, Frequency Scaling, Multi-Vt, and Power Gating.
- Code a production-ready Clock Gating cell in Verilog HDL through a hands-on lab.
- Architect power-aware systems using Voltage Domains, Power Gating with retention flops, and Isolation Cells.
- Optimize a complete design by applying multiple techniques in a final power-reduction assignment.
Pre Requisites
- Basic Knowledge of Digital Logic Design: Familiarity with fundamental concepts like Boolean algebra, combinational and sequential logic (flip-flops, latches), and finite state machines.
- Fundamentals of Verilog HDL: A basic understanding of Verilog for RTL design (e.g., module definition, assignments, always blocks, and testbenches) is highly recommended for the hands-on coding lab.
- Familiarity with CMOS Transistor Operation: A conceptual understanding of how CMOS transistors (both NMOS and PMOS) function as switches is helpful for grasping the origins of leakage and short-circuit power.
FAQ
- Q. How long do I have access to the course materials?
- A. You can view and review the lecture materials indefinitely, like an on-demand channel.
- Q. Can I take my courses with me wherever I go?
- A. Definitely! If you have an internet connection, courses on Udemy are available on any device at any time. If you don't have an internet connection, some instructors also let their students download course lectures. That's up to the instructor though, so make sure you get on their good side!
{inAds}
Coupon Code(s)